RetrogamingDeep Dive 8 min read
SNES Super FX GSU: Register Pipeline, Cache, and Bus Coordination
Model the SNES Super FX as an executing cartridge processor, tracing its R0-R15 state, program and data banks, cache, pixel operations, and CPU-visible timing.
#snes#super-fx#coprocessor
Read more